Datasheet4U Logo Datasheet4U.com

SN74LVC138A 3-Line to 8-Line Decoders Demultiplexers

SN74LVC138A Description

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54LVC138A, SN74LVC138A SCAS291W * MARCH 1993 <.
The SN74LVC138A devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times.

SN74LVC138A Features

* 1 Operate From 1.65 V to 3.6 V
* Inputs Accept Voltages to 5.5 V
* Max tpd of 5.8 ns at 3.3 V
* Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
* Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C
* Latch-Up Per

SN74LVC138A Applications

* requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, delay times of these decoders and the enable time of the memory usually are less than the typi

📥 Download Datasheet

Preview of SN74LVC138A PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04D - Hex Inverter (ON Semiconductor)

📌 All Tags

3-Line 8-Line Decoders Demultiplexers Texas Instruments
Texas Instruments SN74LVC138A-like datasheet