Datasheet4U Logo Datasheet4U.com

SN74LVC161284 - 19-BIT BUS INTERFACE

Description

The SN74LVC161284 is designed for 3-V to 3.6-V VCC operation.

This device provides asynchronous two-way communication between data buses.

The control-function implementation minimizes external timing requirements.

📥 Download Datasheet

Datasheet preview – SN74LVC161284

Datasheet Details

Part number SN74LVC161284
Manufacturer Texas Instruments
File Size 1.03 MB
Description 19-BIT BUS INTERFACE
Datasheet download datasheet SN74LVC161284 Datasheet
Additional preview pages of the SN74LVC161284 datasheet.

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74LVC161284 19ĆBIT BUS INTERFACE SCAS583J − NOVEMBER 1996 − REVISED FEBRUARY 2005 D 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors D ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) D Designed for the IEEE Std 1284-I (Level 1 Type) and IEEE Std 1284-II (Level 2 Type) Electrical Specifications D Flow-Through Architecture Optimizes PCB Layout D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages description/ordering information The SN74LVC161284 is designed for 3-V to 3.6-V VCC operation. This device provides asynchronous two-way communication between data buses.
Published: |