Datasheet4U Logo Datasheet4U.com

SN74LVC16373 - 16-Bit Transparent D-Type Latch

Description

This 16-bit transparent D-type latch is designed for 2.7-V to 3.6-V VCC operation.

The SN74LVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

It can be used as two 8-bit latches or one 16-bit latch.

Features

  • Member of the Texas Instruments Widebus™ Family.
  • EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C.
  • Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17.
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors.
  • Package Options Include Plastic 300.

📥 Download Datasheet

Datasheet preview – SN74LVC16373

Datasheet Details

Part number SN74LVC16373
Manufacturer Texas Instruments
File Size 0.97 MB
Description 16-Bit Transparent D-Type Latch
Datasheet download datasheet SN74LVC16373 Datasheet
Additional preview pages of the SN74LVC16373 datasheet.

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com FEATURES • Member of the Texas Instruments Widebus™ Family • EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C • Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors • Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages DESCRIPTION This 16-bit transparent D-type latch is designed for 2.7-V to 3.6-V VCC operation. The SN74LVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
Published: |