Datasheet4U Logo Datasheet4U.com

SN74LVC2G74-Q1 - Single Positive-Edge-Triggered D-Type Flip-Flop

📥 Download Datasheet

Preview of SN74LVC2G74-Q1 PDF
datasheet Preview Page 2 datasheet Preview Page 3

SN74LVC2G74-Q1 Product details

Description

ORDERING INFORMATION This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs.When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse.Clock triggering occurs at a voltage level and is not related directly to

Features

📁 SN74LVC2G74-Q1 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04D - Hex Inverter (ON Semiconductor)
Other Datasheets by Texas Instruments
Published: |