SN74LVT8986 - TAP TRANSCEIVERS

Texas Instruments

📥 Download Datasheet

SN74LVT8986 Datasheet Preview — Preview of SN74LVT8986 PDF

Datasheet Details

Part number	SN74LVT8986
Manufacturer	Texas Instruments
File Size	1.08 MB
Description	TAP TRANSCEIVERS
Datasheet	SN74LVT8986-etcTI.pdf

SN74LVT8986 Product details

Description

ORDERING INFORMATION The 'LVT8986 linking addressable scan ports (LASPs) are members of the TI family of IEEE Std 1149.1 (JTAG) scan-support products.The scan-support product family facilitates testing of fully boundary-scannable devices.The LASP applies linking shadow protocols through the test access port (TAP) to extend scan access to the system level and divide scan chains at the board level.The LASP consists of a primary TAP for interfacing to the backplane IEEE Std 1149.1 serial-bus sig

Features

Members of the Texas Instruments (TI) Family of JTAG Scan-Support Products.
Extend Scan Access From Board Level to Higher Level of System Integration.
Three IEEE Std 1149.1-Compatible Configurable Secondary Scan Paths to One Primary Scan Path.
Multiple Devices Can Be Cascaded to Link 24 Secondary Scan Paths to One Primary Scan Path.
Simple (Linking Shadow) Protocol Is Used to Connect the Primary Test Access Port (TAP) to Secondary TAPs. This Single P.

📁 SN74LVT8986 Similar Datasheet

SN74LVC1G125 - high performance non-inverting buffer (UMW)
SN74LVC1G34 - Single buffer (UMW)
SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
SN74L74N - Dual D-Type Flip-Flop (ETC)
SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
SN74LS04 - Hex Inverter (ON Semiconductor)
SN74LS04D - Hex Inverter (ON Semiconductor)

Other Datasheets by Texas Instruments

SN74LVT8980A - EMBEDDED TEST-BUS CONTROLLERS
SN74LVT8980A-EP - EMBEDDED TEST-BUS CONTROLLERS
SN74LVT8996 - TAP TRANSCEIVERS
SN74LVT8996-EP - TAP TRANSCEIVERS
SN74LVT125 - 3.3-V ABT QUADRUPLE BUS BUFFERS
SN74LVT125-EP - 3.3-V ABT QUADRUPLE BUS BUFFERS

Published: Feb 6, 2025 |