Datasheet4U Logo Datasheet4U.com

TMS320C6472 - Fixed-Point Digital Signal Processor

Description

The TMS320C6472 device is a Texas Instruments next-generation fixed-point digital signal processor (DSP) targeting high-performance computing applications, including high-end industrial, mission-critical, high-end image and video, communication, media gateways, and remote access servers.

Features

  • 1.
  • Six On-Chip TMS320C64x+ Megamodules.
  • Endianess: Little Endian, Big Endian.
  • C64x+ Megamodule Main Features:.
  • High-Performance, Fixed-Point TMS320C64x+ DSP.
  • 500/625/700 MHz.
  • Eight 32-Bit Instructions/Cycle.
  • 4000 MIPS/MMACS (16-Bits) at 500 MHz.
  • Dedicated SPLOOP Instruction.
  • Compact Instructions (16-Bit).
  • Instruction Set Enhancements.
  • Exception Handling.
  • L1/L2 Memory Architecture:.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TMS320C5515 USB Stick Technical Reference SPECTRUM DIGITAL
TMS3450NL LED Duplex Digital Radio Clock ETC
TMS374 ECU DECODER ETC
TMS-108-xx Micro Strips Samtec
TMS06105 AC/DC Power Modules TRACO POWER

Other Datasheets by Texas Instruments

Part Number Description
TMS320C6474 Multicore Digital Signal Processor
TMS320C6410 Fixed-Point Digital Signal Processors
TMS320C6411 Fixed-Point Digital Signal Processor
TMS320C6412 Fixed-Point Digital Signal Processor
TMS320C6413 Fixed-Point Digital Signal Processors

Full PDF Text Transcription

Click to expand full text
www.ti.com TMS320C6472 SPRS612G – JUNE 2009 – REVISED JULY 2011 TMS320C6472 Fixed-Point Digital Signal Processor PRODUCT PREVIEW 1 Features 1 • Six On-Chip TMS320C64x+ Megamodules • Endianess: Little Endian, Big Endian • C64x+ Megamodule Main Features: – High-Performance, Fixed-Point TMS320C64x+ DSP – 500/625/700 MHz – Eight 32-Bit Instructions/Cycle – 4000 MIPS/MMACS (16-Bits) at 500 MHz – Dedicated SPLOOP Instruction – Compact Instructions (16-Bit) – Instruction Set Enhancements – Exception Handling – L1/L2 Memory Architecture: • 256K-Bit (32K-Byte) L1P Program RAM/Cache [Direct Mapped, Flexible Allocation] • 256K-Bit (32K-Byte) L1D RAM/Cache [2-Way Set-Associative, Flexible Allocation] • 4.
Published: |