Click to expand full text
www.ti.com
TMS320C6474
SPRS552H – OCTOBER 2008 – REVISED APRIL 2011
TMS320C6474 Multicore Digital Signal Processor
1 Features
12
• Key Features – High-Performance Multicore DSP (C6474) – Instruction Cycle Time: 0.83 ns (1.2-GHz Device); 1 ns (1-GHz Device); 1.18 ns (850-MHz Device) – Clock Rate: 1 GHz to 1.2 GHz (1.2-GHz Device); 1 GHz (1-GHz Device); 850 MHz (850-MHz Device) – Commercial Temperature and Extended Temperature – 3 TMS320C64x+™ DSP Cores; Six RSAs for CDMA Processing (2 per core) – Enhanced VCP2/TCP2 – Frame Synchronization Interface – 16-/32-Bit DDR2-667 Memory Controller – EDMA3 Controller – Antenna Interface – Two 1x Serial RapidIO® Links, v1.2 Compliant – One 1.8-V Inter-Integrated Circuit (I2C) Bus – Two 1.