Part number:
74AUP1G57
Manufacturer:
File Size:
289.66 KB
Description:
Low-power configurable multiple function gate.
* Wide supply voltage range from 0.8 V to 3.6 V
* CMOS low power dissipation
* High noise immunity
* Overvoltage tolerant inputs to 3.6 V
* Low noise overshoot and undershoot < 10 % of VCC
* IOFF circuitry provides partial power-down mode operation
74AUP1G57 Datasheet (289.66 KB)
74AUP1G57
289.66 KB
Low-power configurable multiple function gate.
📁 Related Datasheet
74AUP1G57 - CONFIGURABLE MULTIPLE-FUNCTION GATE
(Diodes)
NEW PRODUCT
Description
The 74AUP1G57 is a single, 3-input positive configurable multiple function gate with a standard push-pull output. The output .
74AUP1G57 - Low Power Universal Configurable TwoInput Logic Gate
(Fairchild Semiconductor)
74AUP1G57 — TinyLogic® Low Power Universal Configurable Two-Input Logic Gate
October 2010
74AUP1G57 TinyLogic® Low Power Universal Configurable Two-.
74AUP1G57 - Low Power Configurable Multiple Function Gate
(NXP)
74AUP1G57
Low-power configurable multiple function gate
Rev. 7 — 16 September 2015
Product data sheet
1. General description
The 74AUP1G57 provide.
74AUP1G58 - Low-power configurable multiple function gate
(NXP)
74AUP1G58
Low-power configurable multiple function gate
Rev. 7 — 17 September 2015
Product data sheet
1. General description
The 74AUP1G58 provide.
74AUP1G58 - CONFIGURABLE MULTIPLE-FUNCTION GATE
(Diodes)
NEW PRODUCT
Description
The 74AUP1G58 is a single, 3-input positive configurable multiple function gate with a standard push-pull output. The output .
74AUP1G58 - Low-power configurable multiple function gate
(nexperia)
74AUP1G58
Low-power configurable multiple function gate
Rev. 9 — 24 January 2022
Product data sheet
1. General description
The 74AUP1G58 is a conf.
74AUP1G00 - Low-power 2-input NAND gate
(NXP Semiconductors)
..
74AUP1G00
Low-power 2-input NAND gate
Rev. 02 — 29 June 2006 Product data sheet
1. General description
The 74AUP1G00 is a high-p.
74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE
(Diodes)
74AUP1G00
SINGLE 2 INPUT POSITIVE NAND GATE
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended b.