Datasheet4U Logo Datasheet4U.com

74AUP1T57 Low-power configurable gate

74AUP1T57 Description

74AUP1T57 Low-power configurable gate with voltage-level translator Rev.7 * 26 January 2022 Product data sheet 1.General .
The 74AUP1T57 is a configurable multiple function gate with level translating, Schmitt-trigger inputs.

74AUP1T57 Features

* Wide supply voltage range from 2.3 V to 3.6 V
* High noise immunity
* Low static power consumption; ICC = 1.5 μA (maximum)
* Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
* Overvoltage tolerant inputs to 3.6 V
* Low noise overshoot

74AUP1T57 Applications

* This device ensures very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the

📥 Download Datasheet

Preview of 74AUP1T57 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74AUP1T58 - Low-power Configurable Gate (NXP)
  • 74AUP1T97 - Low Power Configurable Gate (Fairchild Semiconductor)
  • 74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
  • 74AUP1G02 - Low-power 2-input NOR gate (NXP)
  • 74AUP1G04 - Low-power inverter (NXP Semiconductors)
  • 74AUP1G06 - Low-power inverter (NXP Semiconductors)
  • 74AUP1G07 - Low-power buffer (NXP Semiconductors)
  • 74AUP1G08 - Low-power 2-input AND gate (NXP Semiconductors)

📌 All Tags

nexperia 74AUP1T57-like datasheet