Datasheet4U.com

74AUP3G34 - Low-power triple buffer

nexperia

📥 Download Datasheet

74AUP3G34 Datasheet Preview — Preview of 74AUP3G34 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	74AUP3G34
Manufacturer	nexperia
File Size	281.95 KB
Description	Low-power triple buffer
Datasheet	74AUP3G34-nexperia.pdf

74AUP3G34 Product details

Description

The 74AUP3G34 is a triple buffer.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
Low static power consumption; ICC = 0.9 μA (maximum).
Latch-up performance exceeds 100 mA per JESD 78B Class II.
Inputs accept voltages up to 3.6 V.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial Power-down mode operation.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3 V).
JESD8-11 (0.9 V to 1.65.

📁 74AUP3G34 Similar Datasheet

74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
74AUP1G02 - Low-power 2-input NOR gate (NXP)
74AUP1G04 - Low-power inverter (NXP Semiconductors)
74AUP1G06 - Low-power inverter (NXP Semiconductors)
74AUP1G07 - Low-power buffer (NXP Semiconductors)
74AUP1G08 - Low-power 2-input AND gate (NXP Semiconductors)
74AUP1G0832 - Low Power 3-Input AND-OR Gate (NXP)
74AUP1G09 - Low-power 2-input AND Gate (NXP)

Other Datasheets by nexperia

74AUP3G3404 - Low-power dual buffer and single inverter
74AUP3G04 - Low-power triple inverter
74AUP3G0434 - Low-power dual inverter and single buffer
74AUP3G07 - Low-power triple buffer
74AUP3G14 - Low-power triple Schmitt trigger inverter
74AUP3G16 - Low-power triple buffer

Published: Jul 25, 2019 |