Datasheet4U Logo Datasheet4U.com

74HC73 - Dual JK flip-flop

74HC73 Description

74HC73 Dual JK flip-flop with reset; negative-edge trigger Rev.7 * 13 September 2021 Product data sheet 1.General .
The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs.

74HC73 Features

* CMOS low-power dissipation
* Wide supply voltage range from 2.0 to 6.0 V
* High noise immunity
* Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
* Complies with JEDEC standards
* JESD8C (2.7 V to 3.6 V)
* JESD7A (2.0 V to 6.0

📥 Download Datasheet

Preview of 74HC73 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74HC7014 - Hex non-inverting precision Schmitt-trigger (Philips)
  • 74HC7030 - 9-bit x 64-word FIFO register (Philips)
  • 74HC7046A - Phase-locked-loop (Philips)
  • 74HC7080 - 16-bit even/odd parity generator/checker (Philips)
  • 74HC7240 - OCTAL BUS BUFFER (STMicroelectronics)
  • 74HC7245 - Octal bus Schmitt-trigger transceiver (Philips)
  • 74HC7266 - Quad 2-input EXCLUSIVE-NOR gate (Philips)
  • 74HC7403 - 4-Bit x 64-word FIFO register (Philips)

📌 All Tags

Dual flip-flop nexperia
nexperia 74HC73-like datasheet