Part number:
74LVC07A
Manufacturer:
File Size:
229.59 KB
Description:
Hex buffer.
74LVC07A Datasheet (229.59 KB)
* 5 V tolerant inputs and outputs (open-drain) for interfacing with 5 V logic
* Wide supply voltage range from 1.2 V to 5.5 V
* CMOS low power consumption
* Direct interface with TTL levels
* Overvoltage tolerant inputs to 5.5 V
* Complies with JEDEC s
74LVC07A Datasheet (229.59 KB)
74LVC07A
229.59 KB
Hex buffer.
📁 Related Datasheet
74LVC07A - HEX BUFFERS
(Diodes)
74LVC07A
HEX BUFFERS WITH OPEN DRAIN OUTPUTS
Description
The 74LVC07A provides six independent open-drain buffers. The device is designed for operati.
74LVC07A - Low-Voltage CMOS Hex Buffer
(ON Semiconductor)
74LVC07A
Product Preview Low-Voltage CMOS Hex Buffer with Open Drain Outputs
With 5 V − Tolerant Inputs
The 74LVC07A is a high performance hex buffer.
74LVC07A-Q100 - Hex buffer
(nexperia)
74LVC07A-Q100
Hex buffer with open-drain outputs
Rev. 3 — 3 August 2020
Product data sheet
1. General description
The 74LVC07A-Q100 is a hex buffer .
74LVC00A - LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE
(STMicroelectronics)
74LVC00A
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE HIGH PERFORMANCE
s 5V TOLERANT INPUTS
s HIGH SPEED: tPD = 4.3ns (MAX.) at VCC = 3V
s POWER DOWN PR.
74LVC00A - QUADRUPLE 2-INPUT NAND GATES
(Diodes)
74LVC00A
QUADRUPLE 2-INPUT NAND GATES
Description
The 74LVC00A provides four independent 2-input NAND gates. The device is designed for operation wit.
74LVC00A - Low-Voltage CMOS Quad 2-Input NAND Gate
(ON Semiconductor)
74LVC00A
Low-Voltage CMOS Quad 2-Input NAND Gate
With 5 V−Tolerant Inputs
The 74LVC00A is a high performance, quad 2−input NAND gate operating from a.
74LVC00A - Quad 2-input NAND gate
(nexperia)
74LVC00A
Quad 2-input NAND gate
Rev. 11 — 8 February 2024
Product data sheet
1. General description
The 74LVC00A is a quad 2-input NAND gate. Inputs.
74LVC00A-Q100 - Quad 2-input NAND gate
(nexperia)
74LVC00A-Q100
Quad 2-input NAND gate
Rev. 3 — 7 October 2021
Product data sheet
1. General description
The 74LVC00A-Q100 is a quad 2-input NAND gate.
