Datasheet4U Logo Datasheet4U.com

74LVC14APW - Hex inverting Schmitt trigger

This page provides the datasheet information for the 74LVC14APW, a member of the 74LVC14A Hex inverting Schmitt trigger family.

Datasheet Summary

Description

The 74LVC14A is a hex inverter with Schmitt-trigger inputs.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Features

  • Wide supply voltage range from 1.2 V to 3.6 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • CMOS low-power consumption.
  • Direct interface with TTL levels.
  • Unlimited input rise and fall times.
  • Complies with JEDEC standard JESD8-C/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-B exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Multiple package options.
  • Spec.

📥 Download Datasheet

Datasheet preview – 74LVC14APW

Datasheet Details

Part number 74LVC14APW
Manufacturer nexperia
File Size 268.65 KB
Description Hex inverting Schmitt trigger
Datasheet download datasheet 74LVC14APW Datasheet
Additional preview pages of the 74LVC14APW datasheet.

📁 Similar Datasheet

  • 74LVC14A - Hex inverting Schmitt trigger (NXP)
  • 74LVC14A - LOW VOLTAGE CMOS HEX INVERTER (STMicroelectronics)
  • 74LVC14A - HEX INVERTERS (Diodes)
  • 74LVC10 - Triple 3-input NAND gate (Philips)
  • 74LVC109 - Dual JK flip-flop (Philips)
  • 74LVC10A - Triple 3-input NAND gate (Philips)
  • 74LVC10D - Triple 3-input NAND gate (Philips)
  • 74LVC11 - Triple 3-input AND gate (Philips)
  • 74LVC125 - Quad buffer/line driver (Philips)
  • 74LVC125A - LOW VOLTAGE CMOS QUAD BUS BUFFERS (STMicroelectronics)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC14A Hex inverting Schmitt trigger with 5 V tolerant input Rev. 9 — 20 September 2021 Product data sheet 1. General description The 74LVC14A is a hex inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. 2. Features and benefits • Wide supply voltage range from 1.2 V to 3.6 V • Overvoltage tolerant inputs to 5.5 V • CMOS low-power consumption • Direct interface with TTL levels • Unlimited input rise and fall times • Complies with JEDEC standard JESD8-C/JESD36 (2.7 V to 3.
Published: |