Datasheet4U Logo Datasheet4U.com

HEF4518B - Dual BCD counter

Datasheet Summary

Description

The HEF4518B is a dual 4-bit internally synchronous BCD counter.

The counter has two clock inputs (CP0 and CP1 ), buffered outputs from all four bit positions (O0 to O3) and an asynchronous master reset input (MR).

Features

  • Wide supply voltage range from 3.0 V to 15.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Tolerant of slow clock rise and fall times.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • Complies with JEDEC standard JESD 13-B.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Specified from.

📥 Download Datasheet

Datasheet preview – HEF4518B

Datasheet Details

Part number HEF4518B
Manufacturer nexperia
File Size 216.65 KB
Description Dual BCD counter
Datasheet download datasheet HEF4518B Datasheet
Additional preview pages of the HEF4518B datasheet.

📁 Similar Datasheet

  • HEF4518B - Dual BCD counter (NXP)
  • HEF4510B - BCD up/down counter (NXP)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (NXP)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (Philips)
  • HEF4512B - 8-input multiplexer with 3-state output (NXP)
  • HEF4514B - 1-of-16 decoder/demultiplexer with input latches (NXP)
  • HEF4515B - 1-of-16 decoder/demultiplexer with input latches (NXP)
  • HEF4516B - Binary up/down counter (NXP)
  • HEF4517B - Dual 64-bit static shift register (NXP)
  • HEF4519B - Quadruple 2-input multiplexer (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
HEF4518B Dual BCD counter Rev. 9 — 3 December 2021 Product data sheet 1. General description The HEF4518B is a dual 4-bit internally synchronous BCD counter. The counter has two clock inputs (CP0 and CP1 ), buffered outputs from all four bit positions (O0 to O3) and an asynchronous master reset input (MR). The counter advances on either the LOW to HIGH transition of the CP0 input if CP1 is HIGH or the HIGH to LOW transition of the CP1 input if CP0 is LOW. Either CP0 or CP1 may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on MR resets the counter (O0 to O3 = LOW) independent of CP0 and CP1. Schmitt-trigger action in the clock inputs makes the circuit highly tolerant to slower clock rise and fall times.
Published: |