Datasheet4U Logo Datasheet4U.com

HEF4520B-Q100 - Dual binary counter

Datasheet Summary

Description

The HEF4520B-Q100 is a dual 4-bit internally synchronous binary counter.

The counter has an active HIGH clock input (nCP0) and an active LOW clock input (nCP1), buffered outputs from all four bit positions (nQ0 to nQ3) and an active HIGH overriding asynchronous master reset input (nMR).

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 3).
  • Specified from -40 °C to +85 °C.
  • Tolerant of slow clock rise and fall times.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • ESD protection:.
  • MIL-STD-883, method 3015 exceeds 2000 V.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω).

📥 Download Datasheet

Datasheet preview – HEF4520B-Q100

Datasheet Details

Part number HEF4520B-Q100
Manufacturer nexperia
File Size 178.34 KB
Description Dual binary counter
Datasheet download datasheet HEF4520B-Q100 Datasheet
Additional preview pages of the HEF4520B-Q100 datasheet.

📁 Similar Datasheet

  • HEF4520B - Dual binary counter (NXP)
  • HEF4521B - 24-stage frequency divider and oscillator (NXP)
  • HEF4522B - Programmable 4-bit BCD down counter (NXP)
  • HEF4526B - Programmable 4-bit binary down counter (NXP)
  • HEF4527B - BCD rate multiplier (NXP)
  • HEF4528B - Dual monostable multivibrator (NXP)
  • HEF4528B - Dual monostable multivibrator (Philips)
  • HEF4502B - Strobed hex inverter/buffer (NXP)
  • HEF4505B - 64-bit/ 1-bit per word random access read/write memory (NXP)
  • HEF4508B - Dual 4-bit latch (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
HEF4520B-Q100 Dual binary counter Rev. 1 — 14 March 2017 Product data sheet 1 General description The HEF4520B-Q100 is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (nCP0) and an active LOW clock input (nCP1), buffered outputs from all four bit positions (nQ0 to nQ3) and an active HIGH overriding asynchronous master reset input (nMR). The counter advances on either the LOW-to-HIGH transition of the nCP0 input if nCP1 is HIGH or the HIGH-to-LOW transition of the nCP1 input if nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter while the other clock input may be used as a clock enable input. Schmitt trigger action makes the clock input highly tolerant of slower clock rise and fall times.
Published: |