DF121 - CMOS Gate Array

AMI

General Description

DF12x is a family of static, master-slave D flip-flops.

SET and RESET are asynchronous and active low.

Outputs are buffered and change state on the rising edge of the clock.

📥 Download Datasheet

DF121 cmos gate array by AMI - Datasheet Preview

Datasheet Details

Part number	DF121
Manufacturer	AMI
File Size	48.17 KB
Description	CMOS Gate Array
Datasheet	DF121 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
DF120	Bridge Rectifier	SiPower
DF120F	Bridge Rectifier	SiPower
DF120R12W2H3_B27	IGBT	Infineon
DF120S	Bridge Rectifier	SiPower
DF128S	DF SERIES 15 AMP THERMAL CUTOFFS	Thermtrol Corporation

Other Datasheets by AMI

Part Number	Description
DF122	CMOS Gate Array
DF124	CMOS Gate Array
DF126	CMOS Gate Array
DF101	CMOS Gate Array
DF102	CMOS Gate Array

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

')[ ® $0,+* PLFURQ &026 *DWH $UUD Description DF12x is a family of static, master-slave D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock. Logic Symbol DF12x DSQ C RQ Truth Table SN RN LL LH HL HH HH HH IL = Illegal D X X X L H X C Q QN X IL IL XHL XLH ↑LH ↑HL L NC NC NC = No Change Core Logic HDL Syntax Verilog .................... DF12x inst_name (Q, QN, C, D, RN, SN); VHDL...................... inst_name: DF12x port map (Q, QN, C, D, RN, SN); Pin Loading Pin Name D C SN RN DF121 1.0 1.0 2.1 2.2 Equivalent Loads DF122 DF124 1.0 1.0 1.0 1.0 2.1 2.1 2.2 1.0 DF126 1.0 1.0 2.1 1.