Click to expand full text
,'&6
®
$0,+* PLFURQ &026 *DWH $UUD
Description IDCS3 is a non-inverting, CMOS-level Schmitt trigger input buffer piece with voltage hysteresis.
Logic Symbol
Truth Table
Pin Loading
IDCS3
QC P PADM D
PADM QC LL HH
Load PADM 4.90 pF
HDL Syntax Verilog .................... IDCS3 inst_name (QC, PADM); VHDL...................... inst_name: IDCS3 port map (QC, PADM);
Power Characteristics
Parameter Static IDD (TJ = 85°C) EQLpd
See page 2-15 for power equation.
Value TBD 17.0
Units nA Eq-load
Propagation Delays Conditions: TJ = 25°C, VDD = 5.0V, Typical Process
Delay (ns) From
To
Parameter
1
PADM
QC
tPLH tPHL
1.37 1.01
Delay will vary with input conditions. See page 2-17 for interconnect estimates.
Number of Equivalent Loads
11 22 32
1.49 1.58 1.65 1.19 1.30 1.
IDCS3 Datasheet
