A64E16161 Description
It is built using AMIC’ s high performance CMOS DRAM process.Using hidden refresh technique, the A64E16161 provides a 100% patible asynchronous interface. Inputs and three-state outputs are TTL patible and allow for direct interfacing with mon system bus structures. The chip enable input is provided for POWER-DOWN, device enable.