A64S0616 Overview
It is built using AMIC’s high performance CMOS DRAM process. Using hidden refresh technique, the A64S0616 provides a 100% patible asynchronous interface. Inputs and three-state outputs are TTL patible and allow for direct interfacing with mon system bus structures.