The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
LP62P16128C-T Series
Preliminary
Document Title 128K X 16 BIT LOW VOLTAGE CMOS SRAM Revision History
Rev. No.
0.0
128K X 16 BIT LOW VOLTAGE CMOS SRAM
History
Initial issue
Issue Date
March 11, 2002
Remark
Preliminary
PRELIMINARY
(March, 2002, Version 0.0)
AMIC Technology, Inc.
LP62P16128C-T Series
Preliminary
Features
n Operating voltage: 2.3V to 2.7V n Access times: 120 ns (max.) n Current: Very low power version: Operating: 20mA (max.) Standby: 100µA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Data retention voltage: 1.2V (min.