Datasheet4U Logo Datasheet4U.com

AT89C51CC01 - Enhanced 8-bit Microcontroller

Description

The T89C51CC01 is the first member of the CANaryTM family of 8-bit microcontrollers dedicated to CAN network applications.

In X2 mode a maximum external clock rate of 20 MHz reaches a 300 ns cycle time.

Features

  • 80C51 Core Architecture.
  • 256 Bytes of On-chip RAM.
  • 1K Bytes of On-chip XRAM.
  • 32K Bytes of On-chip Flash Memory.
  • Data Retention: 10 Years at 85°C Erase/Write Cycle: 100K.
  • Boot Code Section with Independent Lock Bits.
  • 2K Bytes of On-chip Flash for Bootloader.
  • In-System Programming by On-Chip Boot Program (CAN, UART) and IAP Capability.
  • 2K Bytes of On-chip EEPROM Erase/Write Cycle: 100K.
  • 14-sources 4-level In.

📥 Download Datasheet

Datasheet preview – AT89C51CC01

Datasheet Details

Part number AT89C51CC01
Manufacturer ATMEL Corporation
File Size 1.20 MB
Description Enhanced 8-bit Microcontroller
Datasheet download datasheet AT89C51CC01 Datasheet
Additional preview pages of the AT89C51CC01 datasheet.

📁 Similar Datasheet

  • AT89C51 - 8-Bit Microcontroller (ATMEL)
  • AT89C5131A-L - 8-bit Flash Microcontroller (ATMEL)
  • AT89C51SND1 - USB Microcontrollers (ATMEL)
  • AT8958252 - 8-bit Microcontroller (Atmel)
  • AT8985P - 6 Port 10/100 Mb/s Single Chip Ethernet Switch Controller (ATAN)
  • AT8989UP - 9 Port 10/100 Mb/s Single Chip Ethernet Switch Controller (ATAN)
  • AT89LP3240 - 8-bit Microcontroller (ATMEL)
  • AT89LP51 - 8-bit Microcontroller (ATMEL)
  • AT89LP51ED2 - 8-bit Microcontroller (ATMEL)
  • AT89LP51IC2 - 8-bit Flash Microcontroller (ATMEL)
Other Datasheets by ATMEL Corporation

Full PDF Text Transcription

Click to expand full text
Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 1K Bytes of On-chip XRAM • 32K Bytes of On-chip Flash Memory – Data Retention: 10 Years at 85°C Erase/Write Cycle: 100K • Boot Code Section with Independent Lock Bits • 2K Bytes of On-chip Flash for Bootloader • In-System Programming by On-Chip Boot Program (CAN, UART) and IAP Capability • 2K Bytes of On-chip EEPROM Erase/Write Cycle: 100K • 14-sources 4-level Interrupts • Three 16-bit Timers/Counters • Full Duplex UART Compatible 80C51 • Maximum Crystal Frequency 40 MHz, in X2 Mode, 20 MHz (CPU Core, 20 MHz) • Five Ports: 32 + 2 Digital I/O Lines • Five-channel 16-bit PCA with: – PWM (8-bit) – High-speed Output – Timer and Edge Capture • Double Data Pointer • 21-bit Watchdog Timer (7 Programmable Bits) • A 10-bit Resolution A
Published: |