Datasheet4U Logo Datasheet4U.com

AS7C33128PFS18B - 3.3V 128K x 18 pipeline burst synchronous SRAM

Description

The AS7C33128PFS18B is a high performance CMOS 2 Mbit synchronous Static Random Access Memory (SRAM) devices organized as 131,072 words × 18 bits and incorporate a pipeline for highest frequency on any given technology.

Features

  • Organization: 131,072 words × 18 bits.
  • Fast clock speeds to 200 MHz.
  • Fast clock to data access: 3.0/3.5/4.0 ns.
  • Fast OE access time: 3.0/3.5/4.0 ns.
  • Fully synchronous register-to-register operation.
  • Single-cycle deselect.
  • Asynchronous output enable control.
  • Available in 100-pin TQFP package www. DataSheet4U. com.
  • Individual byte write and global write.
  • Multip.

📥 Download Datasheet

Datasheet preview – AS7C33128PFS18B

Datasheet Details

Part number AS7C33128PFS18B
Manufacturer Alliance Semiconductor Corporation
File Size 583.53 KB
Description 3.3V 128K x 18 pipeline burst synchronous SRAM
Datasheet download datasheet AS7C33128PFS18B Datasheet
Additional preview pages of the AS7C33128PFS18B datasheet.
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
December 2004 ® AS7C33128PFS18B 3.3V 128K × 18 pipeline burst synchronous SRAM Features • Organization: 131,072 words × 18 bits • Fast clock speeds to 200 MHz • Fast clock to data access: 3.0/3.5/4.0 ns • Fast OE access time: 3.0/3.5/4.0 ns • Fully synchronous register-to-register operation • Single-cycle deselect • Asynchronous output enable control • Available in 100-pin TQFP package www.DataSheet4U.com • Individual byte write and global write • • • • • • Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.
Published: |