Datasheet4U Logo Datasheet4U.com

AS7C33256FT18B - 3.3V 256K x 18 Flow Through Synchronous SRAM

Description

The AS7C33256FT18B is a high-performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM) device organized as 262,144 words × 18 bits.

Fast cycle times of 7.5/8.5/10/12 ns with clock access times (tCD) of 6.5/7.5/8.0/10 ns.

Three chip enable (CE) inputs permit easy memory expansion.

Features

  • Organization: 262,144 words × 18 bits Fast clock to data access: 6.5/7.5/8.0/10.0 ns Fast OE access time: 3.5/4.0 ns Fully synchronous flow through operation Asynchronous output enable control Availalbe in 100-pin TQFP package Individual byte write and Global write.
  • Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.3V I/O operation with separate.

📥 Download Datasheet

Datasheet preview – AS7C33256FT18B

Datasheet Details

Part number AS7C33256FT18B
Manufacturer Alliance Semiconductor Corporation
File Size 447.04 KB
Description 3.3V 256K x 18 Flow Through Synchronous SRAM
Datasheet download datasheet AS7C33256FT18B Datasheet
Additional preview pages of the AS7C33256FT18B datasheet.
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
December 2004 ® AS7C33256FT18B 3.3V 256K × 18 Flow Through Synchronous SRAM Features • • • • • • • Organization: 262,144 words × 18 bits Fast clock to data access: 6.5/7.5/8.0/10.0 ns Fast OE access time: 3.5/4.0 ns Fully synchronous flow through operation Asynchronous output enable control Availalbe in 100-pin TQFP package Individual byte write and Global write • • • • • • Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.3V I/O operation with separate VDDQ Linear or interleaved burst control Snooze mode for reduced power standby Common data inputs and data outputs www.DataSheet4U.
Published: |