Datasheet Details
| Part number | AS4C8M16S |
|---|---|
| Manufacturer | Alliance Semiconductor |
| File Size | 1.03 MB |
| Description | 128M - 8M x 16 bit Synchronous DRAM |
| Datasheet |
|
|
|
|
Table 3.
Symbol CLK Type Input Description Clock: CLK is driven by the system clock.
All SDRAM input signals are sampled on the positive edge of CLK.
| Part number | AS4C8M16S |
|---|---|
| Manufacturer | Alliance Semiconductor |
| File Size | 1.03 MB |
| Description | 128M - 8M x 16 bit Synchronous DRAM |
| Datasheet |
|
|
|
|
| Part Number | Description |
|---|---|
| AS4C8M16SA | 128M - 8M x 16 bit Synchronous DRAM |
| AS4C8M16D1A | 8M x 16 DDR |
| AS4C8M16MSA-6BIN | 128M (8M x 16) Low Power SDRAM |
| AS4C8M32S | 8M x 32 bit Synchronous DRAM |
| AS4C128M16D2A-25BCN | 2Gb DDR2 |
| AS4C128M16D2A-25BIN | 2Gb DDR2 |
| AS4C128M16D3A-12BIN | 2Gb Double-Data-Rate-3 DRAM |
| AS4C128M16D3B-12BCN | Double-data-rate architecture |
| AS4C128M16D3C-93BCN | 128M x 16 bit DDR3 Synchronous DRAM |
| AS4C128M16D3LA-12BIN | 128M x 16 bit DDR3L Synchronous DRAM |
The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.