Datasheet4U Logo Datasheet4U.com

AS8C401800 - 3.3V Synchronous SRAMs

This page provides the datasheet information for the AS8C401800, a member of the AS8C403600 3.3V Synchronous SRAMs family.

Description

TheAS8C403600/1800 are high- speed SRAMs organized as 128K x 36/256K x 18.

The AS8C403600/401800 SRAMs contain write, data, address and control registers.

Features

  • 128K x 36, 256K x 18 memory configurations Supports high system speed: Commercial:.
  • 150MHz 3.8ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control ( GW l ( ), byte write enable (BWE), and byte writes ( BWx) 3.3V core power supply Power down controlled by ZZ input 3.3V I/O Optional - Boundary Scan JTAG Interface (IEEE 1149.1 compliant) Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP).

📥 Download Datasheet

Datasheet preview – AS8C401800

Datasheet Details

Part number AS8C401800
Manufacturer Alliance Semiconductor
File Size 1.08 MB
Description 3.3V Synchronous SRAMs
Datasheet download datasheet AS8C401800 Datasheet
Additional preview pages of the AS8C401800 datasheet.
Other Datasheets by Alliance Semiconductor

Full PDF Text Transcription

Click to expand full text
128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect ◆ ◆ AS8C403600 AS8C401800 Features 128K x 36, 256K x 18 memory configurations Supports high system speed: Commercial: – 150MHz 3.8ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control ( GW l ( ), byte write enable (BWE), and byte writes ( BWx) 3.3V core power supply Power down controlled by ZZ input 3.3V I/O Optional - Boundary Scan JTAG Interface (IEEE 1149.1 compliant) Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP). Description ◆ ◆ ◆ ◆ ◆ ◆ ◆ TheAS8C403600/1800 are high- speed SRAMs organized as 128K x 36/256K x 18.
Published: |