Datasheet4U Logo Datasheet4U.com

AS8C403600 - 3.3V Synchronous SRAMs

General Description

TheAS8C403600/1800 are high- speed SRAMs organized as 128K x 36/256K x 18.

The AS8C403600/401800 SRAMs contain write, data, address and control registers.

Key Features

  • 128K x 36, 256K x 18 memory configurations Supports high system speed: Commercial:.
  • 150MHz 3.8ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control ( GW l ( ), byte write enable (BWE), and byte writes ( BWx) 3.3V core power supply Power down controlled by ZZ input 3.3V I/O Optional - Boundary Scan JTAG Interface (IEEE 1149.1 compliant) Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP).

📥 Download Datasheet

Datasheet Details

Part number AS8C403600
Manufacturer Alliance Semiconductor
File Size 1.08 MB
Description 3.3V Synchronous SRAMs
Datasheet download datasheet AS8C403600 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AS8002 Solar Photovoltaic Inverter Measurement IC austriamicrosystems AG
AS8002 SMTO-8 CASCADABLE AMPLIFIER TELEDYNE
AS8118 Single Phase Instantaneous Energy Metering IC austriamicrosystems AG
AS8168 Single Phase Average Energy Metering IC austriamicrosystems AG
AS81F641642C 1M x 16 Bit x 4 Banks SYNCHRONOUS DRAM ASMIC

Other Datasheets by Alliance Semiconductor

Part Number Description
AS8C403601 3.3V Synchronous SRAMS
AS8C403601-QC166N 3.3V Synchronous SRAMS
AS8C403625 3.3V Synchronous SRAMs
AS8C401800 3.3V Synchronous SRAMs
AS8C401801 3.3V Synchronous SRAMS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect ◆ ◆ AS8C403600 AS8C401800 Features 128K x 36, 256K x 18 memory configurations Supports high system speed: Commercial: – 150MHz 3.8ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control ( GW l ( ), byte write enable (BWE), and byte writes ( BWx) 3.3V core power supply Power down controlled by ZZ input 3.3V I/O Optional - Boundary Scan JTAG Interface (IEEE 1149.1 compliant) Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP). Description ◆ ◆ ◆ ◆ ◆ ◆ ◆ TheAS8C403600/1800 are high- speed SRAMs organized as 128K x 36/256K x 18.