Datasheet4U Logo Datasheet4U.com

AD4129-4 - 16-Bit Sigma-Delta ADC

General Description

Companion Products4 Specifications 5 ADC and AFE Specifications5 Analog Input Specifications 6 Reference Specifications6 Sensor Biasing Specifications 7 Diagnostics Specifications8 Rejection Specifications 8 Logic Input and Output Specifications10 Power Specifications 10 Timing Specifications 12 Ab

Key Features

  • Ultra-low current consumption (typical).
  • 32 µA: continuous conversion mode (gain = 128).
  • 5 µA: duty cycling mode (ratio = 1/16).
  • 0.5 µA: standby mode.
  • 0.1 µA: power-down mode.
  • Built-in features for system level power savings.
  • Current saving duty cycle ratio: 1/4 or 1/16.
  • Smart sequencer and per channel configuration minimizes host processor load.
  • Deep embedded FIFO minimizes host processor load (depth of 256 samples).
  • Autonomous FIFO interrupt f.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Data Sheet AD4129-4 32 μA, Ultra-Low Power, 16-Bit Sigma-Delta ADC with Integrated PGA and FIFO FEATURES ► Ultra-low current consumption (typical) ► 32 µA: continuous conversion mode (gain = 128) ► 5 µA: duty cycling mode (ratio = 1/16) ► 0.5 µA: standby mode ► 0.1 µA: power-down mode ► Built-in features for system level power savings ► Current saving duty cycle ratio: 1/4 or 1/16 ► Smart sequencer and per channel configuration minimizes host processor load ► Deep embedded FIFO minimizes host processor load (depth of 256 samples) ► Autonomous FIFO interrupt functionality, threshold detection ► Single supply as low as 1.71 V increasing battery length ► RMS noise: 25 nV rms at 1.17 SPS (gain = 128) = 48 nV/√Hz ► Up to 16 noise free bits (gain = 1) ► Output data rate: 1.17 SPS to 2.