Datasheet4U Logo Datasheet4U.com

AD9528 - JESD204B/JESD204C Clock Generator

Description

The AD9528 is a two-stage PLL with an integrated JESD204B/ JESD204C SYSREF generator for multiple device synchronization.

The first stage phase-locked loop (PLL) (PLL1) provides input reference conditioning by reducing the jitter present on a system clock.

Features

  • 14 outputs configurable for HSTL or LVDS.
  • Maximum output frequency.
  • 6 outputs up to 1.25 GHz.
  • 8 outputs up to 1 GHz.
  • Dependent on the voltage controlled crystal oscillator (VCXO) frequency accuracy (start-up frequency accuracy:.

📥 Download Datasheet

Datasheet preview – AD9528

Datasheet Details

Part number AD9528
Manufacturer Analog Devices
File Size 1.97 MB
Description JESD204B/JESD204C Clock Generator
Datasheet download datasheet AD9528 Datasheet
Additional preview pages of the AD9528 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9520-0 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-1 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-2 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-3 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-4 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-5 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9522-0 - 12 LVDS/24 CMOS Output Clock Generator
  • AD9522-1 - 12 LVDS/24 CMOS Output Clock Generator

Full PDF Text Transcription

Click to expand full text
Data Sheet AD9528 JESD204B/JESD204C Clock Generator with 14 LVDS/HSTL Outputs FEATURES ► 14 outputs configurable for HSTL or LVDS ► Maximum output frequency ► 6 outputs up to 1.25 GHz ► 8 outputs up to 1 GHz ► Dependent on the voltage controlled crystal oscillator (VCXO) frequency accuracy (start-up frequency accuracy: <±100 ppm) ► Dedicated 8-bit dividers on each output ► Coarse delay: 63 steps at 1/2 the period of the RF VCO divider output frequency with no jitter impact ► Fine delay: 15 steps of 31 ps resolution ► Typical output to output skew: 20 ps ► Duty cycle correction for odd divider settings ► Output 12 and Output 13, VCXO output at power-up ► Absolute output jitter: <160 fs at 122.
Published: |