Full PDF Text Transcription for AD9540 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
AD9540. For precise diagrams, and layout, please refer to the original PDF.
Data Sheet 655 MHz Low Jitter Clock Generator AD9540 FEATURES Excellent intrinsic jitter performance 200 MHz phase frequency detector inputs 655 MHz programmable input di...
View more extracted text
200 MHz phase frequency detector inputs 655 MHz programmable input dividers for the phase frequency detector (÷M, ÷N) {M, N = 1 to 16} (bypassable) Programmable RF divider (÷R) {R = 1, 2, 4, 8} (bypassable) 8 programmable phase/frequency profiles 400 MSPS internal DDS clock speed 48-bit frequency tuning word resolution 14-bit programmable phase offset 1.8 V supply for device operation 3.