Full PDF Text Transcription for AD9694-EP (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
AD9694-EP. For precise diagrams, and layout, please refer to the original PDF.
Data Sheet AD9694-EP Enhanced Product FEATURES 14-Bit, 500 MSPS, JESD204B, Quad Analog-to-Digital Converter ► Flexible JESD204B lane configurations ► JESD204B (Subclass 1...
View more extracted text
nverter ► Flexible JESD204B lane configurations ► JESD204B (Subclass 1) coded serial digital outputs ► Lane rates up to 15 Gbps ► 1.66 W total power dissipation at 500 MSPS ► 415 mW per ADC channel ► SFDR = 82 dBFS at 305 MHz (1.80 V p-p input range) ► SNR = 66.8 dBFS at 305 MHz (1.80 V p-p input range) ► Noise density = −151.5 dBFS/Hz (1.80 V p-p input range) ► 0.975 V, 1.8 V, and 2.5 V dc supply operation ► No missing codes ► Internal ADC voltage reference ► Analog input buffer ► On-chip dithering to improve small signal linearity ► Flexible differential input range ► 1.44 V p-p to 2.16 V p-p (1.80 V p-p nominal) ► 1.