Datasheet4U Logo Datasheet4U.com

AD9861 - Mixed-Signal Front-End (MxFE-TM) Baseband Transceiver

General Description

The AD9861 is a member of the MxFE family

a group of integrated converters for the communications market.

The AD9861 integrates dual 10-bit analog-to-digital converters (ADC) and dual 10-bit digital-to-analog converters (TxDAC®).

Two speed grades are available, -50 and -80.

Key Features

  • Receive path includes dual 10-bit analog-to-digital converters with internal or external reference, 50 MSPS and 80 MSPS versions Transmit path includes dual 10-bit, 200 MSPS digital-toanalog converters with 1×, 2×, or 4× interpolation and programmable gain control Internal clock distribution block includes a programmable phase-locked loop and timing generation circuitry, allowing single-reference clock operation 20-pin flexible I/O data interface allows various interleaved or noninterleaved data.

📥 Download Datasheet

Datasheet Details

Part number AD9861
Manufacturer Analog Devices
File Size 0.95 MB
Description Mixed-Signal Front-End (MxFE-TM) Baseband Transceiver
Datasheet download datasheet AD9861 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Mixed-Signal Front-End (MxFE™) Baseband Transceiver for Broadband Applications AD9861 FEATURES Receive path includes dual 10-bit analog-to-digital converters with internal or external reference, 50 MSPS and 80 MSPS versions Transmit path includes dual 10-bit, 200 MSPS digital-toanalog converters with 1×, 2×, or 4× interpolation and programmable gain control Internal clock distribution block includes a programmable phase-locked loop and timing generation circuitry, allowing single-reference clock operation 20-pin flexible I/O data interface allows various interleaved or noninterleaved data transfers in half-duplex mode and interleaved data transfers in full-duplex mode Configurable through register programmability or optionally limited programmability through mode pins Independent Rx and Tx