ADATE206 Datasheet | Analog Devices

Features Driver, parator, and active load 500 MHz toggle rate Inhibit mode function Dynamic clamps Operating voltage range: - 1.5 V to 6.5 V Output voltage swing: 200 m V to 8 V Four range adjustable slew rate True/plement data mode bit 100-lead TQFP package, exposed pad Low per channel power 1.4 W with load off 1.75 W with load programmed at 20 m A nominal Low leakage (<10 n A) in High-Z mode Driver 50 Ω output resistance 1 ns minimum pulse width for a 3 V step Load: - 35 m A to +35 m A maximum current range 7 69 8 68 9 67 6 70 22 54 23 53 24 52 25 51 26 50 27 49 28 48 29 47 15 61 14 62 10 65 11 66 FUNCTIONAL BLOCK DIAGRAM VCC (18, 19, 57, 58, 77, 78, 89, 98, 99) NC (30, 46) SHIELDS (80, 82, 94, 96) VIT VIL VIH DR_INV DR_DATA_P DR_DATA_P_T DR_DATA_N_T DR_DATA_N DR_EN_P DR_EN_P_T DR_EN_N_T DR_EN_N VTEN LDEN CLAMPL CLAMPH LOGIC DRIVER 81 95 APPLICATIONS Automatic test equipment Semiconductor test systems Board test systems Instrumentation and characterization equipment CVH P_H_P P_H_N CLLM P_L_P P_L_N 91 85 31 45 32 44 13 63 34 42 35 41 90 86 P_H GENERAL DESCRIPTION The ADATE206 is a plete, single-chip solution that performs the pin electronics functions of driver, parator, and active load (DCL) for ATE applications. The active load can be powered down if not used. The driver is a proprietary design that Features three active modes: data high mode, data low mode, and term mode, as well as an inhibit state. The driver has low leakage (<10 n A) in High-Z mode. The output voltage range is - 1.5 V to +6.5 V to acmodate a wide variety of test devices. The ADATE206 supports four programmable Tr/Tf times for applications where slower edge rates are required. The edge rate selection is done via two static digital CMOS select bits. The input data to the driver can be inverted using a single CMOS logic bit. This feature can be used for system calibration or applications where plement input data is needed. P_L IOL LOAD LOGIC 1 75 1x VIOL VIOH...