ADN4665 Datasheet | Analog Devices

FEATURES ±15 k V ESD protection on output pins 400 Mbps (200 MHz) switching rates 100 ps typical differential skew 400 ps maximum differential skew 2 ns maximum propagation delay 3.3 V power supply ±350 m V differential signaling Low power dissipation (13 m W typical) Interoperable with existing 5 V LVDS receivers High impedance on LVDS outputs on power-down Conforms to TIA/EIA-644 LVDS standards Industrial operating temperature range: - 40°C to +85°C Available in surface-mount SOIC package and low profile TSSOP package VCC DIN4 DOUT2- DOUT2+ DIN3 APPLICATIONS Backplane data transmission Cable data transmission Clock distribution Figure 1. GENERAL DESCRIPTION The ADN4665 is a quad-channel, CMOS, low voltage differential signaling (LVDS) line driver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. The device accepts low voltage TTL/CMOS logic signals and converts them to a differential current output of typically ±3.5 m A for driving a transmission medium such as a twisted pair cable. The transmitted signal develops a differential voltage of typically ±350 m V across a termination resistor at the receiving end. This voltage is converted back to a TTL/CMOS logic level by an LVDS receiver. The ADN4665 also offers active high and active low enable/ disable inputs (EN and EN). These inputs control all four drivers and turn off the current outputs in the disabled state to reduce the quiescent power consumption to typically 10 m W. The ADN4665 offers a new solution to high speed, point-to-point data transmission and offers a low power alternative to emittercoupled logic (ECL) or positive emitter-coupled logic (PECL). Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by...