Datasheet4U Logo Datasheet4U.com

ADSP-21065L - DSP Microcomputer

General Description

The ADSP-21065L is a powerful member of the SHARC family of 32-bit processors optimized for cost sensitive applications.

Super Harvard Architecture offers the highest levels of performance and memory integration of any 32-bit DSP in the industry they are also the o

Key Features

  • 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance User-Configurable 544 Kbits On-Chip SRAM Memory Two External Port, DMA Channels and Eight Serial Port, DMA Channels DSP Microcomputer ADSP-21065L SDRAM Controller for Glueless Interface to Low Cost External Memory (@ 66 MHz) 64M Words External Address Range 12 Programmable I/O Pins and Two Timers with Event Capture Options Code-Compatible with ADSP-2106x Family 208-Lead MQFP or 196-Ball Mini-BGA Package 3.3 Volt Operation Flexible Data.

📥 Download Datasheet

Other Datasheets by Analog Devices

Part Number Description
ADSP-21060 SHARC Processor
ADSP-21060C SHARC Processor
ADSP-21060L SHARC Processor
ADSP-21060LC SHARC Processor
ADSP-21061 Commercial Grade SHARC DSP Microcomputer
ADSP-21061L Commercial Grade SHARC DSP Microcomputer
ADSP-21062 SHARC Processor
ADSP-21062L SHARC Processor
ADSP-2100A DSP Microcomputers
ADSP-2101 DSP Microcomputers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
a SUMMARY High Performance Signal Computer for Communications, Audio, Automotive, Instrumentation and Industrial Applications Super Harvard Architecture Computer (SHARC®) Four Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit FloatingPoint Arithmetic 544 Kbits On-Chip SRAM Memory and Integrated I/O Peripheral I2S Support, for Eight Simultaneous Receive and Transmit Channels KEY FEATURES 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance User-Configurable 544 Kbits On-Chip SRAM Memory Two External Port, DMA Channels and Eight Serial Port, DMA Channels DSP Microcomputer ADSP-21065L SDRAM Controller for Glueless Interface to Low Cost External Memory (@ 66 MHz) 64M Words External Address Range 12 Programmable