Datasheet4U Logo Datasheet4U.com

ADSP-21160 - DSP Microcomputer

Description

The ADSP-21160 SHARC DSP is the first processor in a new family featuring Analog Devices’ Super Harvard Architecture.

Easing portability, the ADSP-21160 is application source code compatible with first generation ADSP-2106x SHARCs in SISD (Single Instruction, Single Data) mode.

Features

  • High performance 32-bit DSP.

📥 Download Datasheet

Datasheet preview – ADSP-21160

Datasheet Details

Part number ADSP-21160
Manufacturer Analog Devices
File Size 536.13 KB
Description DSP Microcomputer
Datasheet download datasheet ADSP-21160 Datasheet
Additional preview pages of the ADSP-21160 datasheet.

📁 Similar Datasheet

  • ADS-1011 - 2.5us Sampling A/D Converter (DATEL)
  • ADS-112 - Low-Power Sampling A/D Converters (DATEL)
  • ADS-117 - Low-Power Sampling A/D Converters (Datel)
  • ADS-118 - Low-Power Sampling A/D Converters (DATEL)
  • ADS-118A - Low-Power Sampling A/D Converters (DATEL)
  • ADS-119 - Low-Power Sampling A/D Converters (DATEL)
  • ADS-1201HT - Harsh Environment A/D Converter (DATEL)
  • ADS-230 - 1.0/1.5MHz Sampling A/D Converter (DATEL)
  • ADS-231 - 1.0/1.5MHz Sampling A/D Converter (DATEL)
  • ADS-235 - 5MHz and 9MHz Sampling A/D Converters (DATEL)
Other Datasheets by Analog Devices

Full PDF Text Transcription

Click to expand full text
a Preliminary Technical Data SUMMARY • DSP Microcomputer ADSP-21160 KEY FEATURES • • • • • • • • • • • High performance 32-bit DSP—applications in audio, medical, military, graphics, imaging, and communication Super Harvard Architecture—four independent buses for dual data fetch, instruction fetch, and nonintrusive, zero-overhead I/O Backwards compatible—assembly source level compatible with code for ADSP-2106x DSPs Single-Instruction-Multiple-Data (SIMD) computational architecture—two 32-bit IEEE floating-point computation units, each with a multiplier, ALU, shifter, and register file Integrated peripherals—integrated I/O processor, 4 Mbit on-chip dual-ported SRAM, glueless multiprocessing features, and ports (serial, link, external bus, & JTAG) CO RE PROCESSO R TI MER I NST RU C TI
Published: |