Click to expand full text
a
DSP Microcomputer
ADSP-2185
FEATURES PERFORMANCE 30 ns Instruction Cycle Time 33 MIPS Sustained
Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in
Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby
Power Dissipation with 100 Cycle Recovery from Power-Down Condition Low Power Dissipation in Idle Mode
INTEGRATION ADSP-2100 Family Code Compatible, with Instruction
Set Extensions 80K Bytes of On-Chip RAM, Configured as
16K Words On-Chip Program Memory RAM and 16K Words On-Chip Data Memory RAM Dual Purpose Program Memory for Both Instruction and Data Storage Independent ALU, Multiplier/Accumulator and Barrel Shifter Computational Units Two Independent Data Address Generators
ADSP-2185 Datasheet
