Datasheet4U Logo Datasheet4U.com

CAT24C05 - I2C Serial EEPROM

Datasheet Summary

Description

The CAT24C03/CAT24C05 is a 2-kb/4-kb CMOS Serial EEPROM device organized internally as 16/32 pages of 16 bytes each, for a total of 256x8/512x8 bits.

These devices support both Standard (100kHz) as well as Fast (400kHz) I2C protocol.

Features

  • 2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection DEVICE.

📥 Download Datasheet

Datasheet preview – CAT24C05

Datasheet Details

Part number CAT24C05
Manufacturer Catalyst Semiconductor
File Size 459.48 KB
Description I2C Serial EEPROM
Datasheet download datasheet CAT24C05 Datasheet
Additional preview pages of the CAT24C05 datasheet.

📁 Similar Datasheet

  • CAT24C05 - 2-Kb and 4-Kb I2C Serial EEPROM (ON Semiconductor)
  • CAT24C01 - CMOS Serial EEPROM (ON Semiconductor)
  • CAT24C02 - CMOS Serial EEPROM (ON Semiconductor)
  • CAT24C03 - 2-Kb and 4-Kb I2C Serial EEPROM (ON Semiconductor)
  • CAT24C04 - CMOS Serial EEPROM (ON Semiconductor)
  • CAT24C08 - CMOS Serial EEPROM (ON Semiconductor)
  • CAT24C128 - 128kb I2C CMOS Serial EEPROM (ON Semiconductor)
  • CAT24C16 - CMOS Serial EEPROM (ON Semiconductor)
  • CAT24C164 - 16-kb CMOS Serial EEPROM (ON Semiconductor)
  • CAT24C208 - 8kb Dual Port Serial EEPROM (ON Semiconductor)
Other Datasheets by Catalyst Semiconductor
  • CAT24C00 - 128-Bit Serial EEPROM
  • CAT24C01 - Serial EPROM
  • CAT24C01B - 1K-Bit Serial EEPROM
  • CAT24C01BPA-1.8TE13 - 1K-Bit Serial EEPROM
  • CAT24C02 - Serial EPROM
  • CAT24C021 - Serial CMOS E2PROM / Precision Reset Controller and Watchdog Timer
  • CAT24C022 - Serial CMOS E2PROM / Precision Reset Controller and Watchdog Timer
  • CAT24C023 - Serial CMOS E2PROM / Precision Reset Controller and Watchdog Timer

Full PDF Text Transcription

Click to expand full text
CAT24C03/05 FEATURES 2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection DEVICE DESCRIPTION The CAT24C03/CAT24C05 is a 2-kb/4-kb CMOS Serial EEPROM device organized internally as 16/32 pages of 16 bytes each, for a total of 256x8/512x8 bits. These devices support both Standard (100kHz) as well as Fast (400kHz) I2C protocol. Data is written by providing a starting address, then loading 1 to 16 contiguous bytes into a Page Write Buffer, and then writing all data to non-volatile memory in one internal write cycle. Data is read by providing a starting address and then shifting out data serially while automatically incrementing the internal address count. Write operations can be inhibited for upper half of memory by taking the WP pin High.
Published: |