Datasheet4U Logo Datasheet4U.com

CEP603ALS2 - N-Channel Logic Level Enhancement Mode Field Effect Transistor

This page provides the datasheet information for the CEP603ALS2, a member of the CEP603ALS2_Chino N-Channel Logic Level Enhancement Mode Field Effect Transistor family.

Datasheet Summary

Features

  • 30V , 25A , RDS(ON)=22m Ω @VGS=10V. RDS(ON)=40mΩ @VGS=4.5V. Super high dense cell design for extremely low RDS(ON). High power and current handling capability. TO-220 & TO-263 package. D G D GS CEB SERIES TO-263(DD-PAK) G D S CEP SERIES TO-220 S.

📥 Download Datasheet

Datasheet preview – CEP603ALS2

Datasheet Details

Part number CEP603ALS2
Manufacturer Chino-Excel Technology
File Size 52.32 KB
Description N-Channel Logic Level Enhancement Mode Field Effect Transistor
Datasheet download datasheet CEP603ALS2 Datasheet
Additional preview pages of the CEP603ALS2 datasheet.
Other Datasheets by Chino-Excel Technology

Full PDF Text Transcription

Click to expand full text
CEP603ALS2/CEB603ALS2 March 1998 N-Channel Logic Level Enhancement Mode Field Effect Transistor FEATURES 30V , 25A , RDS(ON)=22m Ω @VGS=10V. RDS(ON)=40mΩ @VGS=4.5V. Super high dense cell design for extremely low RDS(ON). High power and current handling capability. TO-220 & TO-263 package. D G D GS CEB SERIES TO-263(DD-PAK) G D S CEP SERIES TO-220 S ABSOLUTE MAXIMUM RATINGS (Tc=25 C unless otherwise noted) Parameter Drain-Source Voltage Gate-Source Voltage Drain Current-Continuous @TJ=125 C -Pulsed Drain-Source Diode Forward Current Maximum Power Dissipation @Tc=25 C Derate above 25 C Operating and StorageTemperature Range Symbol VDS VGS ID IDM IS PD TJ, TSTG Limit 30 Ć20 25 100 25 50 0.
Published: |