Datasheet4U Logo Datasheet4U.com

CS2300-CP - Fractional-N Clock Multiplier

Datasheet Summary

Description

The CS2300-CP is an extremely versatile system clocking device that utilizes a programmable phase lock loop.

The CS2300-CP is based on a hybrid analog-digital PLL architecture comprised of a unique combination of a Delta-Sigma Fractional-N Frequency Synthesizer and a Digital PLL.

Features

  •  Clock Multiplier / Jitter Reduction.
  • Generates a Low Jitter 6 - 75 MHz Clock from a Jittery or Intermittent 50 Hz to 30 MHz Clock Source  Internal LC Oscillator for Timing Reference  Highly Accurate PLL Multiplication Factor.
  • Maximum Error less than 1 PPM in HighResolution Mode  I²C / SPI™ Control Port  Configurable Auxiliary Output  Minimal Board Space Required.
  • No External Analog Loop-filter Components General.

📥 Download Datasheet

Datasheet preview – CS2300-CP

Datasheet Details

Part number CS2300-CP
Manufacturer Cirrus Logic
File Size 0.96 MB
Description Fractional-N Clock Multiplier
Datasheet download datasheet CS2300-CP Datasheet
Additional preview pages of the CS2300-CP datasheet.
Other Datasheets by Cirrus Logic

Full PDF Text Transcription

Click to expand full text
CS2300-CP Fractional-N Clock Multiplier with Internal LCO Features  Clock Multiplier / Jitter Reduction – Generates a Low Jitter 6 - 75 MHz Clock from a Jittery or Intermittent 50 Hz to 30 MHz Clock Source  Internal LC Oscillator for Timing Reference  Highly Accurate PLL Multiplication Factor – Maximum Error less than 1 PPM in HighResolution Mode  I²C / SPI™ Control Port  Configurable Auxiliary Output  Minimal Board Space Required – No External Analog Loop-filter Components General Description The CS2300-CP is an extremely versatile system clocking device that utilizes a programmable phase lock loop. The CS2300-CP is based on a hybrid analog-digital PLL architecture comprised of a unique combination of a Delta-Sigma Fractional-N Frequency Synthesizer and a Digital PLL.
Published: |