Datasheet4U Logo Datasheet4U.com

CY2PD817 - PECL/CMOS Buffer

Datasheet Summary

Description

The CY2PD817 is a low-voltage LVPECL-to-LVPECL and LVCMOS fanout buffer designed for servers, data communications, and clock management.

The CY2PD817 is ideal for applications requiring mixed differential and single-ended clock distribution.

Features

  • DC to 320-MHz operation 50-ps output-output skew 30-ps cycle-cycle jitter 2.5V power supply LVPECL input @ 320-MHz Operation One LVPECL output @ 320-MHz Operation Four LVCMOS/LVTTL outputs @ 250 MHz/160 MHz Two LVCMOS/LVTTL outputs @ 250 MHz/80 MHz 45% to 55% output duty cycle Output divider control Output enable/disable control Operating temperature range: 0°C to +85.

📥 Download Datasheet

Datasheet preview – CY2PD817

Datasheet Details

Part number CY2PD817
Manufacturer Cypress Semiconductor
File Size 84.81 KB
Description PECL/CMOS Buffer
Datasheet download datasheet CY2PD817 Datasheet
Additional preview pages of the CY2PD817 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com CY2PD817 320-MHz 1:7 PECL to PECL/CMOS Buffer Features • • • • • • • • • • • • • DC to 320-MHz operation 50-ps output-output skew 30-ps cycle-cycle jitter 2.5V power supply LVPECL input @ 320-MHz Operation One LVPECL output @ 320-MHz Operation Four LVCMOS/LVTTL outputs @ 250 MHz/160 MHz Two LVCMOS/LVTTL outputs @ 250 MHz/80 MHz 45% to 55% output duty cycle Output divider control Output enable/disable control Operating temperature range: 0°C to +85°C 24-pin TSSOP Description The CY2PD817 is a low-voltage LVPECL-to-LVPECL and LVCMOS fanout buffer designed for servers, data communications, and clock management. The CY2PD817 is ideal for applications requiring mixed differential and single-ended clock distribution.
Published: |