Datasheet4U Logo Datasheet4U.com

CY7B9940V - (CY7B9930V / CY7B9940V) High Speed Multifrequency PLL Clock Buffer

This page provides the datasheet information for the CY7B9940V, a member of the CY7B9930V (CY7B9930V / CY7B9940V) High Speed Multifrequency PLL Clock Buffer family.

Datasheet Summary

Description

The CY7B9930V and CY7B9940V High-Speed Multifrequency PLL Clock Buffers offer user-selectable control over system clock functions.

This multiple output clock driver provides the system integrator with functions necessary to optimize the timing of high performance computer or communication systems.

Features

  • 12.
  • 100 MHz (CY7B9930V), or 24.
  • 200 MHz (CY7B9940V) input/output operation Matched pair output skew < 200 ps Zero input-to-output delay 10 LVTTL 50% duty-cycle outputs capable of driving 50ω terminated lines Commercial temperature range with eight outputs at 200 MHz Industrial temperature range with eight outputs at 200 MHz 3.3V LVTTL/LV differential (LVPECL), fault-tolerant and hot insertable reference.

📥 Download Datasheet

Datasheet preview – CY7B9940V

Datasheet Details

Part number CY7B9940V
Manufacturer Cypress Semiconductor
File Size 350.94 KB
Description (CY7B9930V / CY7B9940V) High Speed Multifrequency PLL Clock Buffer
Datasheet download datasheet CY7B9940V Datasheet
Additional preview pages of the CY7B9940V datasheet.

📁 Similar Datasheet

Other Datasheets by Cypress Semiconductor
  • CY7B9945V - High-Speed Multi-Phase PLL Clock Buffer
  • CY7B994V - High-Speed Multi-Phase PLL Clock Buffer
  • CY7B991 - Programmable Skew Clock Buffer
  • CY7B9910 - (CY7B9910 / CY7B9920) Low Skew Clock Buffer
  • CY7B9911 - High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB
  • CY7B9911V - High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB
  • CY7B991V - Low Voltage Programmable Skew Clock Buffer
  • CY7B992 - Programmable Skew Clock Buffer

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com RoboClockII™ Junior, CY7B9930V, CY7B9940V High Speed Multifrequency PLL Clock Buffer Features ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 12–100 MHz (CY7B9930V), or 24–200 MHz (CY7B9940V) input/output operation Matched pair output skew < 200 ps Zero input-to-output delay 10 LVTTL 50% duty-cycle outputs capable of driving 50ω terminated lines Commercial temperature range with eight outputs at 200 MHz Industrial temperature range with eight outputs at 200 MHz 3.
Published: |