Datasheet4U Logo Datasheet4U.com

CY7C109 - Straight 1-Row BergStik II Headers

This page provides the datasheet information for the CY7C109, a member of the CY7C1009 Straight 1-Row BergStik II Headers family.

Description

The CY7C109 / CY7C1009 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits.

Features

  • High speed.
  • tAA = 10 ns.
  • Low active power.
  • 1017 mW (max. , 12 ns).
  • Low CMOS standby power.
  • 55 mW (max. ), 4 mW (Low power version).
  • 2.0V Data Retention (Low power version).
  • Automatic power-down when deselected.
  • TTL-compatible inputs and outputs.
  • Easy memory expansion with CE1, CE2, and OE options active HIGH chip enable (CE2), an active LOW output enable (OE), and three-state drivers. Writing to the device i.

📥 Download Datasheet

Datasheet preview – CY7C109

Datasheet Details

Part number CY7C109
Manufacturer Cypress (now Infineon)
File Size 220.17 KB
Description Straight 1-Row BergStik II Headers
Datasheet download datasheet CY7C109 Datasheet
Additional preview pages of the CY7C109 datasheet.

📁 Similar Datasheet

  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
009 CY7C109 CY7C1009 128K x 8 Static RAM Features • High speed — tAA = 10 ns • Low active power — 1017 mW (max., 12 ns) • Low CMOS standby power — 55 mW (max.), 4 mW (Low power version) • 2.0V Data Retention (Low power version) • Automatic power-down when deselected • TTL-compatible inputs and outputs • Easy memory expansion with CE1, CE2, and OE options active HIGH chip enable (CE2), an active LOW output enable (OE), and three-state drivers. Writing to the device is accomplished by taking chip enable one (CE1) and write enable (WE) inputs LOW and chip enable two (CE2) input HIGH. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A16).
Published: |