Datasheet4U Logo Datasheet4U.com

CY7C1223F - 2-Mb (128K x 18) Pipelined DCD Sync SRAM

Description

The CY7C1223F SRAM integrates 131,072 x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).

Features

  • Registered inputs and outputs for pipelined operation.
  • Optimal for performance (Double-Cycle deselect).
  • Depth expansion without wait state.
  • 128K × 18-bit common I/O architecture.
  • 3.3V.
  • 5% and +10% core power supply (VDD).
  • 3.3V I/O supply (VDDQ).
  • Fast clock-to-output time.
  • 3.5 ns (for 166-MHz device).
  • 4.0 ns (for 133-MHz device).
  • Provide high-performance 3-1-1-1 access rate.
  • User-selectable.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com CY7C1223F 2-Mb (128K x 18) Pipelined DCD Sync SRAM Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 128K × 18-bit common I/O architecture • 3.3V –5% and +10% core power supply (VDD) • 3.3V I/O supply (VDDQ) • Fast clock-to-output time — 3.5 ns (for 166-MHz device) — 4.
Published: |