Datasheet4U Logo Datasheet4U.com

CY7C1261V18 Datasheet 1.8v Synchronous Pipelined Sram

Manufacturer: Cypress (now Infineon)

Overview: CY7C1261V18, CY7C1276V18 CY7C1263V18, CY7C1265V18 36-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.

Key Features

  • Separate independent read and write data ports.
  • Supports concurrent transactions.
  • 300 MHz to 400 MHz clock for high bandwidth.
  • 4-Word Burst for reducing address bus frequency.
  • Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 800 MHz) at 400 MHz.
  • Read latency of 2.5 clock cycles.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo clocks (CQ and CQ) simplify data capture in high speed.

More Datasheets from Cypress (now Infineon)

Part Number Description
CY7C1262XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C1263KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1263V18 1.8V Synchronous Pipelined SRAM
CY7C1263XV18 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C1264XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C1265KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1265V18 1.8V Synchronous Pipelined SRAM
CY7C1265XV18 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C12661KV18 1.8 V synchronous pipelined SRAM
CY7C12681KV18 1.8 V synchronous pipelined SRAM

CY7C1261V18 Distributor