CY7C1265KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture

This page provides the datasheet information for the CY7C1265KV18, a member of the CY7C1263KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture family.

Product Overview

Cypress Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	CY7C1265KV18
Manufacturer	Cypress Semiconductor
File Size	1.23 MB
Description	36-Mbit QDR II+ SRAM Four-Word Burst Architecture
Datasheet	CY7C1265KV18 Datasheet
Additional preview pages of the CY7C1265KV18 datasheet.

CY7C1265KV18 Product details

Features

Separate independent read and write data ports.
Supports concurrent transactions.
550 MHz clock for high bandwidth.
Four-word burst for reducing address bus frequency.
Double data rate (DDR) Interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz.
Available in 2.5 clock cycle latency.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Echo clocks (CQ and CQ) simplify data capture in high speed sy.

📁 Similar Datasheet

CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C1265V18 - 1.8V Synchronous Pipelined SRAM
CY7C1265XV18 - 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C1261V18 - 1.8V Synchronous Pipelined SRAM
CY7C1262XV18 - 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C1263KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1263V18 - 1.8V Synchronous Pipelined SRAM
CY7C1263XV18 - 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C1264XV18 - 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture

Published: Mar 14, 2017 |