Datasheet4U Logo Datasheet4U.com

CY7C1294DV18 - (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture

This page provides the datasheet information for the CY7C1294DV18, a member of the CY7C1292DV18 (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture family.

Datasheet Summary

Description

The CY7C1292DV18 and CY7C1294DV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture.

QDR-II architecture consists of two separate ports to access the memory array.

Features

  • Separate Independent Read and Write data ports.
  • Supports concurrent transactions.
  • 250-MHz clock for high bandwidth.
  • 2-Word Burst on all accesses.
  • Double Data Rate (DDR) interfaces on both Read and Write ports (data transferred at 500 MHz) @ 250 MHz.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Two input clocks for output data (C and C) to minimize clock-skew and flight-time mismatches.

📥 Download Datasheet

Datasheet preview – CY7C1294DV18

Datasheet Details

Part number CY7C1294DV18
Manufacturer Cypress Semiconductor
File Size 0.99 MB
Description (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture
Datasheet download datasheet CY7C1294DV18 Datasheet
Additional preview pages of the CY7C1294DV18 datasheet.

📁 Similar Datasheet

  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1292DV18 - (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture
  • CY7C1297F - 1-Mbit (64K x 18) Flow-Through Sync SRAM
  • CY7C1298F - 1-Mbit (64K x 18) Pipelined DCD Sync SRAM
  • CY7C1298H - 1-Mbit (64K x 18) Pipelined DCD Sync SRAM
  • CY7C1212F - 1-Mbit (64K x 18) Pipelined Sync SRAM
  • CY7C1212H - 1-Mbit (64K x 18) Pipelined Sync SRAM
  • CY7C1214F - 1-Mb (32K x 32) Flow-Through Sync SRAM
  • CY7C1214H - 1-Mbit (32K x 32) Flow-Through Sync SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.
Published: |