Datasheet4U Logo Datasheet4U.com

CY7C1303BV18 - 18-Mbit Burst of 2 Pipelined SRAM

Product Overview

📥 Download Datasheet

Datasheet preview – CY7C1303BV18

Datasheet Details

Part number CY7C1303BV18
Manufacturer Cypress Semiconductor
File Size 677.60 KB
Description 18-Mbit Burst of 2 Pipelined SRAM
Datasheet download datasheet CY7C1303BV18 Datasheet
Additional preview pages of the CY7C1303BV18 datasheet.

Product details

Description

Separate independent Read and Write data ports Supports concurrent transactions 167-MHz Clock for high bandwidth 2.5 ns Clock-to-Valid access time 2-Word Burst on all accesses Double Data Rate (DDR) interfaces on both Read and Write Ports

Features

📁 Similar Datasheet
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
Published: |