Datasheet4U Logo Datasheet4U.com

CY7C1313CV18 - (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture

This page provides the datasheet information for the CY7C1313CV18, a member of the CY7C1311CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture family.

Datasheet Summary

Description

The CY7C1311CV18, CY7C1911CV18, CY7C1313CV18, and CY7C1315CV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture.

QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array.

Features

  • Configurations CY7C1311CV18.
  • 2M x 8 CY7C1911CV18.
  • 2M x 9 CY7C1313CV18.
  • 1M x 18 CY7C1315CV18.
  • 512K x 36 Separate independent read and write data ports.
  • Supports concurrent transactions 300 MHz clock for high bandwidth 4-word burst for reducing address bus frequency Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 600 MHz) at 300 MHz Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges onl.

📥 Download Datasheet

Datasheet preview – CY7C1313CV18

Datasheet Details

Part number CY7C1313CV18
Manufacturer Cypress Semiconductor
File Size 731.88 KB
Description (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
Datasheet download datasheet CY7C1313CV18 Datasheet
Additional preview pages of the CY7C1313CV18 datasheet.

📁 Similar Datasheet

  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1313AV18 - (CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
  • CY7C1313BV18 - (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
  • CY7C1313JV18 - (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1313KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture
  • CY7C131 - 1K x 8 Dual-Port Static RAM
  • CY7C1310BV18 - 1.8V Synchronous Pipelined SRAM
  • CY7C1311AV18 - (CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
  • CY7C1311BV18 - (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features ■ Configurations CY7C1311CV18 – 2M x 8 CY7C1911CV18 – 2M x 9 CY7C1313CV18 – 1M x 18 CY7C1315CV18 – 512K x 36 Separate independent read and write data ports ❐ Supports concurrent transactions 300 MHz clock for high bandwidth 4-word burst for reducing address bus frequency Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 600 MHz) at 300 MHz Two input clocks (K and K) for precise DDR timing ❐ SRAM uses rising edges only Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches Echo clocks (CQ and CQ) simplify data capture in high-speed systems Single multiplexed address input bus latches address inputs for both r
Published: |