Datasheet4U Logo Datasheet4U.com

CY7C13451G - 4-Mbit Flow-Through Sync SRAM

Datasheet Summary

Description

The CY7C13451G is a 128K × 36 synchronous cache RAM designed to interface with high speed microprocessors with minimum glue logic.

The maximum access delay from clock rise is 8.0 ns (100 MHz version).

Features

  • 128K × 36 common I/O.
  • 3.3 V core Power Supply (VDD).
  • 2.5 V or 3.3 V I/O Supply (VDDQ).
  • Fast Clock-to-output times.
  • 8.0 ns (100 MHz version).
  • Provide high performance 2-1-1-1 access rate.
  • User selectable burst counter supporting Intel Pentium interleaved or Linear Burst Sequences.
  • Separate Processor and Controller Address Strobes.
  • Synchronous Self Timed Write.
  • Asynchronous output enable.
  • Available in Pb-free 165-ball FBGA Package.
  • ZZ Sl.

📥 Download Datasheet

Datasheet preview – CY7C13451G

Datasheet Details

Part number CY7C13451G
Manufacturer Cypress Semiconductor
File Size 1.02 MB
Description 4-Mbit Flow-Through Sync SRAM
Datasheet download datasheet CY7C13451G Datasheet
Additional preview pages of the CY7C13451G datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C13451G 4-Mbit (128K × 36) Flow-Through Sync SRAM 4-Mbit (128K × 36) Flow-Through Sync SRAM Features ■ 128K × 36 common I/O ■ 3.3 V core Power Supply (VDD) ■ 2.5 V or 3.3 V I/O Supply (VDDQ) ■ Fast Clock-to-output times ❐ 8.
Published: |