Datasheet4U Logo Datasheet4U.com

CY7C1356BV25 Datasheet 256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture

Manufacturer: Cypress (now Infineon)

Overview: CY7C1354BV25 CY7C1356BV25 256K x 36/512K x 18 Pipelined SRAM with NoBL™.

General Description

The CY7C1354BV25 and CY7C1356BV25 are 2.5V, 256K x 36 and 512K x 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL) logic, respectively.

They are designed to support unlimited true back-to-back Read/Write operations with no wait states.

The CY7C1354BV25 and CY7C1356BV25 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle.

Key Features

  • Pin-compatible and functionally equivalent to ZBT™.
  • Supports 225-MHz bus operations with zero wait states.
  • Available speed grades are 225, 200 and 166 MHz.
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte Write capability.
  • Single 2.5V power supply.
  • Fast clock-to-output times.
  • 2.8 ns (for 225-MHz device).