Datasheet4U Logo Datasheet4U.com

CY7C1356BV25 - 256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture

Description

The CY7C1354BV25 and CY7C1356BV25 are 2.5V, 256K x 36 and 512K x 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL) logic, respectively.

They are designed to support unlimited true back-to-back Read/Write operations with no wait states.

Features

  • Pin-compatible and functionally equivalent to ZBT™.
  • Supports 225-MHz bus operations with zero wait states.
  • Available speed grades are 225, 200 and 166 MHz.
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte Write capability.
  • Single 2.5V power supply.
  • Fast clock-to-output times.
  • 2.8 ns (for 225-MHz device).

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1356B - 9-Mb (256K x 36/512K x 18) Pipelined SRAM
  • CY7C1356C - 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
  • CY7C1356CV25 - 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
  • CY7C135 - 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
  • CY7C1350G - 4-Mbit (128K x 36) Pipelined SRAM
  • CY7C1351 - 128Kx36 Flow-Through SRAM
  • CY7C1351F - 4-Mb (128K x 36) Flow-through SRAM
  • CY7C1351G - 4-Mbit (128K x 36) Flow-Through SRAM

Full PDF Text Transcription

Click to expand full text
CY7C1354BV25 CY7C1356BV25 256K x 36/512K x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Supports 225-MHz bus operations with zero wait states — Available speed grades are 225, 200 and 166 MHz • Internally self-timed output buffer control to eliminate the need to use asynchronous OE • Fully registered (inputs and outputs) for pipelined operation • Byte Write capability • Single 2.5V power supply • Fast clock-to-output times — 2.8 ns (for 225-MHz device) — 3.2ns (for 200-MHz device) — 3.5 ns (for 166-MHz device) • Clock Enable (CEN) pin to suspend operation • Synchronous self-timed writes • Available in 100 TQFP, 119 BGA, and 165 fBGA packages • IEEE 1149.
Published: |